Reply
Wed 24 Jul, 2019 10:39 pm
Why in a NAND logic gate when the input is 1 0 the ouput is 1 ?
They supposed to be both 1 so that the output is 1 right ?
@seac,
still confused , in some information I find that a NAND gate is a series and in other I find it s a parallel gate.